09-18-00

A

Please type a plus sign (+) inside this box -> +

PTO/SB/05 (4/98)
Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE collection of information unless it displays a valid OMB control number.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control nu

UTILITY PATENT APPLICATION TRANSMITTAL

Attorney Docket No. AGLE0008

First Inventor or Application Identifier | Calderone et al.

Title | N-Way Demultiplexer | Calderone et al.

(Only for new nonprovisional applications under 37 C.F R. § 1.53(b))

Express Mail Label No. EL540885927US

Chiy for new horiprovisional	applications under 57 C.1 11. g	1.50(D)/ Exp1000	Lab			· · · · · · · · · · · · · · · · · · ·	
	ION ELEMENTS ncerning utility patent application	contents.	ADD	RESS TO:	Assistant Co Box Patent A Washington		3051
X (Submit an original Specification (preferred arrander - Descriptive tenses - Statement R	ittal Form (e.g., PTO/SB/17) inal and a duplicate for fee proces [Total Pages gement set forth below) itle of the Invention ences to Related Applications legarding Fed sponsored R & D Microfiche Appendix	21]		eotide and/or aplicable, all ne	Amino Acid S ecessary) outer Readab r Copy (ident	gram (Appendix) sequence Submission le Copy ical to computer copy) g identity of above copi	es
•	of the Invention			ACCOMBAN	IVING ADD	LICATION PARTS	
- Brief Summa - Brief Descrip - Detailed Des - Claim(s) - Abstract of th 3. X Drawing(s) (3: 4. Oath or Declaration a. X Newly b. Copy (for co.) i.	ary of the Invention ortion of the Drawings (if filed) scription the Disclosure	2] 2.F.R. § 1.63(d)) 2.completed) 3.d deleting or application, and 1.33(b). 2.completed) 3.completed)	7. X 8. X 9. 10. 11. 12. X	Assignment 37 C.F.R.§3. (when there	Papers (cover 73(b) Statem is an assigner slation Docum Disclosure DS)/PTO-144 Amendment ipt Postcard ippecifically item Statem Statem or of Priority I	resheet & document(s)) rent X Power of Attorney ment (if applicable) Copies of ID Citations (MPEP 503) mized) rement filed in prior applies still proper and desire Document(s)	S lication,
16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment Continuation Divisional Continuation-in-part (CIP) of prior application No Group / Art Unit: For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.							
17. CORRESPONDENCE ADDRESS							
☐ Customer Number or Bar Code Label 22862				N			
Name							
Address							""
City State				Zıp Code			
Country	7	elephone			Fax		
Name (Print/Type)	/lichael A. Glenn		Regi	stration No. (Atto	ornev/Agent)	30,176	
Name (Printi Type) Michael A. Glenn			,g		Data	9/14/2000	

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Patent fees are subject to annual revision. Small Entity payments must be supported by a small entity statement, otherwise large entity fees must be paid. See Forms PTO/SB/09-12. See 37 C.F.R. §§ 1.27 and 1.28.

TOTAL AMOUNT OF PAYMENT

(\$)	۱ ۵	Q	Ω,	\sim	n
(P)) (88	י.כ	יט	U

Complete if Known			
Application Number	Unassigned		
Filing Date	Herewith		
First Named Inventor	Calderone et al.		
Examiner Name	Unassigned		
Group / Art Unit	Unassigned		
Attorney Docket No.	AGLE0008		

METHOD OF PAYMENT (check one)	FEE CALCULATION (continued)				
1. X The Commissioner is hereby authorized to charge	3. ADDITIONAL FEES				
indicated fees and credit any over payments to:	Large Entity Small Entity Fee Fee Fee Fee Fee Fee Pescription	Fee Paid			
Deposit Account 07-1445	Code (\$) Code (\$)	ree Palu			
Number	105 130 205 65 Surcharge - late filing fee or oath				
Deposit	127 50 227 25 Surcharge - late provisional filing fee or cover sheet.				
Account Name Michael Glenn	N 5 1 1 7 1				
	139 130 139 130 Non-English specification				
Charge Any Additional Fee Required Under 37 CFR §§ 1 16 and 1 17	147 2,520 147 2,520 For filling a request for reexamination				
2. Payment Enclosed:	112 920* 112 920* Requesting publication of SIR prior to Examiner action				
Chook Money Other	113 1,840* 113 1,840* Requesting publication of SIR after				
Order Other	Examiner action 115 110 215 55 Extension for reply within first month				
FEE CALCULATION	115 110 215 55 Extension for reply within lifst month				
1. BASIC FILING FEE	117 870 217 435 Extension for reply within third month				
Large Entity Small Entity Fee Fee Fee Fee Description	118 1,360 218 680 Extension for reply within fourth month				
Code (\$) Code (\$) Fee Paid	128 1,850 228 925 Extension for reply within fifth month				
101 760 201 380 Utility filing fee 345.00	Notice of Appeal				
106 310 206 155 Design filing fee	119 300 219 150 Notice of Appeal 120 300 220 150 Filing a brief in support of an appeal	1			
107 480 207 240 Plant filing fee	121 260 221 130 Request for oral hearing				
108 760 208 380 Reissue filing fee	138 1,510 138 1,510 Petition to institute a public use proceeding				
114 150 214 75 Provisional filing fee	140 110 240 55 Petition to revive - unavoidable				
SUBTOTAL (1) (\$) 345.00	141 1,210 241 605 Petition to revive - unintentional				
2. EXTRA CLAIM FEES	142 1,210 242 605 Utility issue fee (or reissue)				
Fee from Extra Claims below Fee Paid	143 430 243 215 Design issue fee				
Total Claims 32 -20** = 12 x 9 = 108.00	144 580 244 290 Plant issue fee				
Independent 8 - 3** = 5 x 39 = 195.00	122 130 122 130 Petitions to the Commissioner				
Multiple Dependent =	123 50 123 50 Petitions related to provisional applications				
**or number previously paid, if greater, For Reissues, see below	126 240 126 240 Submission of Information Disclosure Stmt				
Large Entity Small Entity Fee Fee Fee Fee Fee Description	581 40 581 40 Recording each patent assignment per				
Code (\$) Code (\$)	property (times number of properties)	40.00			
103 18 203 9 Claims in excess of 20	146 760 246 380 Filing a submission after final rejection (37 CFR § 1.129(a))				
102 78 202 39 Independent claims in excess of 3	149 760 249 380 For each additional invention to be				
104 260 204 130 Multiple dependent claim, if not paid	examined (37 CFR § 1.129(b))				
109 78 209 39 ** Reissue independent claims over original patent	Other fee (specify)				
110 18 210 9 ** Reissue claıms in excess of 20 and over original patent	Other fee (specify)				
SUBTOTAL (2) (\$) 303.00	Reduced by Basic Filing Fee Paid SUBTOTAL (3) (\$) 40	.00			
SUBMITTED BY Complete (if applicable)					
Name (Print/Type) Michael Glenn	Registration No. (Attorney/Agent) 30,176 Telephone 650-474-8	3400			
Signature	Date 9/14/2000				

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

PTO/SB/10 (1-99)

Approved for use through 09/30/2000. OMB 0651-0031

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

STATEMENT CLAIMING SMALL ENTITY STATUS (37 CFR 1.9(f) & 1.27(c))SMALL BUSINESS CONCERN	Docket Number (Optional) AGLE0008		
Applicant, Patentee, or Identifier: Calderone et al. Application or PatentNo.: Unassigned Filed or Issued: Herewith Title: N-Way Demultiplexer I hereby state that I am the owner of the small business concern identified below: an official of the small business concern empowered to act on behalf of the concern identified below: NAME OF SMALL BUSINESS CONCERN AgileTV Corporation ADDRESS OF SMALL BUSINESS CONCERN 333 Ravenswood Avenue, Bldg. 202 Menlo Park, CA 94025 I hereby state that the above identified small business concern qualifies as a small business concern as defined it 13 CFR Part 121 for purposes of paying reduced fees to the United States Patent and Trademark Office. Questions related to size standards for a small business concern may be directed to: Small Business Administration, Size Standards Staff 409 Third Street, SW, Washington, DC 20416. I hereby state that rights under contract or law have been conveyed to and remain with the small business concern identified above with regard to the invention described in: The report of the small business concern identified above. The application identified above.			
If the rights held by the above identified small business concern are not exclusive, each individual, concern, o organization having rights in the invention must file separate statements as to their status as small entities, and no right to the invention are held by any person, other than the inventor, who would not qualify as an independent inventor under 37 CFR 1.9(c) if that person made the invention, or by any concern which would not qualify as a small business concern under 37 CFR 1.9(d), or a nonprofit organization under 37 CFR 1.9(e).			
Each person, concern, or organization having any rights in the invention is listed be ☐ no such person, concern, or organization exists. ☐ each such person, concern, or organization is listed below.	low:		
Separate statements are required from each named persorconcern or organization stating their status as small entities. (37 CFR 1.27)	having rights to the invention		
I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR 1.28(b))			
NAME OF PERSON SIGNING James E. Jervis TITLE OF PERSON IF OTHER THAN OWNER Vice President of Intellectual Proper ADDRESS OF PERSON SIGNING 333 Ravenswood Ave. Menlo Park, CA 9402 SIGNATURE DATE			

N-Way Demultiplexer

5

BACKGROUND OF THE INVENTION

10

15

TECHNICAL FIELD

The invention relates to data transfer within a communications system, such as a digital television distribution network. More particularly, the invention relates to a technique for mediating data exchange rates among various components of a digital television distribution network by use of a novel n-way demultiplexer.

DESCRIPTION OF THE PRIOR ART

20

Agile TV of Menlo Park, California has developed a system that uses an extremely powerful compute engine to perform various tasks, including speech recognition and Web browsing (see <u>System And Method Of A Multi-Dimensional Plex Communication Network</u>, U.S. Patent Application Serial No.

25

, filed). Due to the very high computational capabilities of the compute engine, as well as its interconnected bandwidth, a single output processor is capable of outputting a continuous data stream on the order of 2.6 gigabits per second on a single output port. The preferred compute engine may be configured with anywhere from one to sixteen output ports, although a presently preferred configuration includes two output ports.

30

To place the figure of 2.6 gigabits per second in perspective, this represents 96 standard 6-MHz bandwidth video channels, which is equivalent to 750 to 1000 digital television channels depending on the type of modulation used.

35

A key challenge created by this large volume of data is to slow the data down to interface the compute engine to a variety of traditional cable head-end

equipment, most of which operates at a much lower data rate. Further, the variance in cable television head-end configurations requires a great deal of flexibility in the number of video streams supported per interface.

It would be advantageous to provide a high performance, low cost method of distributing such high data rate output data to a number of different ports.

SUMMARY OF THE INVENTION

10

15

20

The invention provides a high performance, low cost method of distributing such high data rate output data to a number of different ports. Cable systems vary dramatically in the number of channels that they have to support. The invention provides a system that has the ability to have anywhere from one up to 96 different channels of output, while freely intermixing the number of channels that are bonded together under this output. For example, there can be one output having thirteen channels, another output having seven channels, another output having three channels, and another output having fifteen channels, and so on. The invention allows one to select the number of channels to be bonded together onto the output arbitrarily. This is useful in various applications that require different bandwidths. For example, in different architectures where the distribution of the signal varies, depending on the architecture of the specific cable headend.

25

An output clock synchronizes an output CPU with an n-way demultiplexer to allow the demultiplexer to know which output is which. To do so, the invention provides a synchronization scheme in which a synchronization string is always written to channel zero before the output is allowed to be clocked. Once

synchronization is established, each channel has its own word-length output buffer. Thus, each time the clock sends out a signal, a new word is put into the output buffer, unless it happens to be for channel zero which does not need a memory.

5

10

15

An address counter controls the output buffer. When the address counter is counting it is pointing to one of 95 sixteen-bit shift registers that are associated with the output buffers. For example, channel one is written with a first word, then channel two, then channel three, then channel four, and then channel five – up to channel 95. When the counter wraps around to zero, the synchronization string is expected. The address counter continues to point at zero until the synchronization string is detected. Thus, the invention provides a mechanism that automatically re-synchronizes itself. For example, in the event that something goes wrong and synchronization is lost, the invention provides a mechanism that waits for a synchronization string and that then re-synchronizes on its own.

20

While the data are written to the shift register, the output clock is performing a shift register function. Thus, the data are input in parallel and then shifted out in serial. On the first clock edge the zero bit is shifted out, on the next clock edge the one bit is shifted out — up through fifteen. By the time the shift register reaches fifteen and it is time to output the next bit, the system has already written the next word to that set output. Thus, there are 95 television channels in digital form that are output from the shift registers.

In some cases it is desirable to have two or more channels on a single output. The invention uses the fact that there is storage for other channels next to a preceding channel. For example, consider an output 1 and an output 2, where data are stored into two shift registers. In the invention, the two shift registers are connected together, such that by the time the system finishes outputting the first word from output 1, it automatically starts outputting the word from output 2. This is accomplished by running a clock on output 1 and output 2 at twice the rate that the clock would normally run for just output 1. In this way, the system provides throughput for two channels while synchronization is maintained within the system. Any number of channels may be bonded using this technique.

BRIEF DESCRIPTION OF THE DRAWINGS

15

10

Fig. 1 is block schematic diagram of the output section of a communications system according to the invention;

20

Fig. 2 is a block schematic diagram which provides an expanded view of the internal structure of an n-way demultiplexer according to the invention;

Fig. 3 is a detailed block schematic diagram of the n-way demultiplexer of Fig. 2 showing a first preferred clock selection logic circuit according to the invention;

25 F

Fig. 4 is a detailed block schematic diagram of the n-way demultiplexer of Fig. 2 showing an alternative, equally preferred clock selection logic circuit according to the invention; and

30

Fig. 5 is a flow diagram showing an example of a preferred synchronization sequence according to the invention.

DETAILED DESCRIPTION OF THE INVENTION

10

15

20

The invention provides a high performance, low cost method of distributing high data rate output data to a number of different ports.

Fig. 1 is block schematic diagram of the output section of a communications system according to the invention. In Fig. 1, an output CPU 11 is connected to a compute engine 12, 13 by a bridge circuit 15. Such circuits are very well known in the art. The system may comprise one or more CPU's.

This high speed bus provides 800 megabytes per second of bandwidth, thereby enabling sufficient connectivity to saturate the output port. It will be appreciated by those skilled in the art that other interconnect strategies may be used to implement the invention and that the implementation discussed herein is provided for purposes of example and not by way of limitation of the invention.

As shown in Fig. 1, the presently preferred output CPU actually contains two processor cores in a single package, although the method described herein is also relevant to single CPU systems. The output CPU contains a high speed, bidirectional 16-bit FIFO interface 16 which can be clocked at up to 160 MHz. At this data rate, the output CPU provides a full 2.6 gigabits of data per second to an n-way demultiplexer 18. It will be appreciated by those skilled in the art that, although the invention herein is described in connection with a specific output CPU, the invention is readily applied to other output devices.

15

Fig. 2 is a block schematic diagram which provides an expanded view of the internal structure of an n-way demultiplexer 18 according to the invention. In overview, the major functional blocks of the demultiplexer include:

- An output clock generator 35 which is fed to the output CPU's FIFO interface.

 The clock is used to transfer each word from the output CPU to the demultiplexer's inputs.
 - An address counter 23 that targets an output buffer associated with each output channel. In the preferred embodiment of the invention, 96 different output buffers are available.
 - Write logic that enables the current input word to be stored into the contents of the addressed output buffer.
 - Shift registers 25 connected to each output buffer that provide for the serial transmission of the stored word to the associated output pin. Each of the shift registers, e.g. 30, 31, 32, has a carry output which is connected to the carry input of the shift register in the next lower numbered output channel.
 - Clock generation logic 36 that provides for the generation of a variety of different output clocks. Eight different clocks are provided in the preferred embodiment of the invention. Each of these eight clocks may be programmed to be an integral divisor of a reference clock 34. The reference

10

15

clock may be either identical to the output clock 35 provided to the output CPU's FIFO, or it may be an integer multiple of that clock. If the reference clock is run at the CPU's output clock rate, the clock divisors may range from 1-96, enabling from one (with a divisor of 96) to 96 (with a divisor of one) output channels. If the reference clock is run at an integer multiple of the output clock associated with the output CPU, then the divisor ranges must support the same range mentioned above, multiplied by the degree b which the speed increase of the reference clock is greater than the output CPU's FIFO clock. For example, the reference clock could be run as high as sixteen times the CPU's output clock. In this case, the clock divisor ratios must range from 1 to 96 * 16.

- Clock selection logic associated with each individual output stage, which enables each output to be run at one of the eight different clock rates, independently of the other outputs. Figs. 3 and 4 provide more detailed block schematic diagrams showing alternative clock selection logic according to the invention.
- In the preferred embodiment of the invention, channel 0 is reserved for the detection of synchronization information. Synchronization is necessary to ensure that the next word transferred between the output CPU and the n-way demultiplexer is written to the proper output buffer. Because the FIFO output does not contain address information it is necessary to synchronize the implicit

5

address associated with the output CPU's data with the address counter in the demultiplexer. Thus, the address counter is inhibited from advancing past address 0 until channel 0 is written with a synchronization string having a value of 0FFFH via hardwired logic 50. It will be appreciated by those skilled in the art that any other synchronization string may be provided as desired.

The following is an example of a preferred synchronization sequence (see Fig. 5):

- The output CPU initially creates a data stream consisting of 95 words of 0, and sends this data through the FIFO interface (100). This ensures that the address counter in the demultiplexer is reset, regardless of its initial condition.
 - Following the initial string of 0s, the output CPU writes a stream of multiplexed channel information with one word per channel (110). Channel 0 is always written with 0FFFH, which is a string that is used to initiate synchronization (120). It will be appreciated by those skilled in the art that the initialization string is a matter of choice and need not be 0FFFFH.
- During normal operation, the output CPU interleaves data from all 95 of the current output channels together, with one word per channel (130). Prior to issuing these data to the FIFO, the CPU always writes a value of 0FFFFH initially (120), thereby maintaining synchronization. This pattern repeats indefinitely.

10

15

20

- If at any time channel 0 is written with any value other than 0FFFH (140), the address counter continues to hold at 0 (150). Only after the address counter is written with 0FFFH is the count permitted to advance to the active output channel and data are output (160).
- In the event that loss of synchronization occurs (150), FIFO data are repeatedly written to channel 0 until a value of 0FFFH appears in the stream 120). Note that this does not inherently guarantee immediate synchronization, but it takes no more than a few loops through the counter outputs before synchronization occurs, typically within a matter of milliseconds.

In addition to the synchronization scheme discussed above, the n-way demultiplexer provides another important capability, *i.e.* the demultiplexer may be configured to support anywhere from one to 95 channels on its serial outputs in a manner which is substantially transparent to system software. Each cable system may require a different number of channels to be multiplexed onto each serial output stream. The n-way demultiplexer enables the number of channels that are bonded together to be set independently for each output channel.

To accomplish this task, at system initialization each output channel is configured to run at an appropriate clock rate. To bond channels together, it is only necessary to select the same rate for sequential output channels, and then the

10

15

20

25

lowest numbered channel's output is actually used for output, while the remaining output pins are ignored. For example, if it is necessary to bond eight outputs together into a serial data stream, inputs 10-18 could all be programmed with a clock divisor (96/8=12), meaning that they are clocked at a rate which is 1/12th that of the CPU's FIFO clock.

Once data are written to these outputs as described above, the data that have been written begin serially clocking out to the output pin. In the case of channel 10, the first sixteen clocks produce the data for channel 10, as expected. However, continued clocking then produces the output data for channel 11, then channel 12, and so on. This occurs due to the carry-in carry-out connections described above (see buffers 30, 31, 32 on Fig. 2). Note that it is not necessary to change anything other than the output clock selection when bonding channels. Even though the carry input of the highest numbered channel in the group is still connected to a different output group, the data shifted in are never propagated onto the output pin, so it may be safely ignored.

Due to the interdependence between output groups, any number of channels may be bonded together in any number of groups. This provides superior flexibility in a broad variety of environments and at very low cost.

Although the invention is described herein with reference to the preferred embodiment, one skilled in the art will readily appreciate that other applications may be substituted for those set forth herein without departing from the spirit and scope of the present invention. Accordingly, the invention should only be limited by the Claims included below.

10

15

CLAIMS

1. A method for distributing high data rate output data to a number of different ports, comprising the steps of:

providing an output module having a plurality of different output channels; providing a demultiplexer in communication with said output module for receiving said output channels; and

providing an output clock for synchronizing said output module with said demultiplexer.

2. The method of Claim 1, further comprising the step of:

bonding together any predetermined number of channels for each of said ports independently of each of said other ports.

3. The method of Claim 1, further comprising the step of:

providing a synchronization scheme in which a synchronization string is always written to a particular channel before said output channels are allowed to be clocked.

20

4. The method of Claim 3, further comprising the step of:

providing each output channel with its own output buffer;

wherein, once synchronization is established, each time said clock sends out a signal, a new word is put into an appropriate output buffer.

25

5. The method of Claim 4, further comprising the step of:

providing an address counter for controlling each said output buffer;

wherein said address counter waits for said synchronization string before counting through each of said output buffers.

5

6. The method of Claim 5, further comprising the step of:

providing a shift register associated with each said output buffer for receiving data in parallel as an input and for outputting said data in a serial fashion to an associated output buffer.

10

7. The method of Claim 6, further comprising the steps of:

connecting said shift registers together, such that by the time a first word is output from a first output buffer a next word may begin being output from said first output buffer; and

15

running a clock on said first output buffer and said next output buffer at a multiple of a rate that said clock would normally run for just said first output buffer.

20 8

8. A demultiplexer, comprising:

an output clock generator for transferring data from an output module to a demultiplexer input;

an address counter associated with said demultiplexer for targeting an output buffer associated with each of a plurality of output channels;

25

write logic associated with said demultiplexer for enabling current input data to be stored into an addressed output buffer;

a plurality of shift registers associated with said demultiplexer, one each connected to each output buffer for providing serial transmission of said stored data to an associated output.

- 9. The demultiplexer of Claim 8, wherein each of said shift registers has a carry output which is connected to a carry input of a shift register in a next lower numbered output channel.
 - 10. The demultiplexer of Claim 9, further comprising:

clock generation logic for generating a plurality of different output clocks;

wherein each of said output clocks may be programmed to be an integral divisor of a reference clock;

wherein said reference clock may be either identical to an output clock provided to said output module, or it may be an integer multiple of said clock.

11. The demultiplexer of Claim 10, further comprising:

clock selection logic associated with each individual output buffer for enabling each output buffer to be run at one of a plurality of different clock rates, independently of said other output buffers.

12. The demultiplexer of Claim 8, wherein a channel is reserved for detection of synchronization information to ensure that data transferred between said output module and said demultiplexer is written to a proper output buffer.

20

15

10

15

20

- 13. The demultiplexer of Claim 12, wherein said address counter is inhibited from advancing past a first address until said reserved channel is written with a synchronization string.
- 14. A synchronization method for a demultiplexer, comprising the steps of:

initially creating a data stream with an output module to reset an address counter in said demultiplexer regardless of said demultiplexer's initial condition;

said output module writing a stream of multiplexed channel information with one word per channel, wherein a reserved channel is always written with a string that is used to initiate synchronization;

said output module interleaving data from all current output channels together, with one word per channel, wherein said output module always writes said string prior to issuing said data; and

providing an address counter that continues to hold at said reserved channel if at any time said reserved channel is written with any value other than said string, wherein a count is permitted to advance to an active output channel and data are output only after said address counter is written with said string.

- 15. The synchronization method of Claim 14, wherein data are repeatedly written to said reserved channel by said output module until said string appears in said data stream in the event that a loss of synchronization occurs.
- 16. A method for multiplexing a different number of channels onto each of a plurality of serial output streams, comprising:

15

20

25

providing a demultiplexer for enabling a number of channels that are bonded together to be set independently for each output channel;

said demultiplexer:

at system initialization, configuring each output channel to

5 run at an appropriate clock rate;

selecting a same rate for sequential output channels; and using a lowest numbered channel's output for actual data output, while ignoring remaining outputs.

17. An apparatus for distributing high data rate output data to a number of different ports in a system having an output module having a plurality of different output channels, said apparatus comprising:

a demultiplexer in communication with said output module for receiving said output channels; and

an output clock for synchronizing said output module with said demultiplexer.

18. The apparatus of Claim 17, further comprising:

means for bonding together any predetermined number of channels for each of said ports independently of each of said other ports.

19. The apparatus of Claim 17, further comprising:

a synchronization scheme in which a synchronization string is always written to a particular channel before said output channels are allowed to be clocked.

15

20

25

20. The apparatus of Claim 19, further comprising:

an output buffer each output channel;

wherein, once synchronization is established, each time said clock sends

out a signal, a new word is put into an appropriate output buffer.

21. The apparatus of Claim 20, further comprising:

an address counter for controlling each said output buffer;

wherein said address counter waits for said synchronization string before counting through each of said output buffers.

22. The apparatus of Claim 21, further comprising:

a shift register associated with each said output buffer for receiving data in parallel as an input and for outputting said data in a serial fashion to an associated output buffer.

23. The apparatus of Claim 22, wherein said shift registers are connected together, such that by the time a first word is output from a first output a next word may begin being output from said first output; and further comprising:

a clock for clocking said first output and said next output, said clock running at a multiple of a rate that said clock would normally run for just said first output.

24. A method for demultiplexing, comprising the steps of:

10

15

20

transferring data from an output module to a demultiplexer input with an output clock generator;

targeting an output buffer associated with each of a plurality of output channels with an address counter associated with said demultiplexer;

enabling current input data to be stored into an addressed output buffer with write logic associated with said demultiplexer;

providing serial transmission of said stored data to an associated output with a plurality of shift registers associated with said demultiplexer, one each connected to each output buffer.

25. The method of Claim 24, wherein each of said shift registers has a carry output which is connected to a carry input of a shift register in a next lower numbered output channel.

26. The method of Claim 25, further comprising the step of:

generating a plurality of different output clocks with clock generation logic; wherein each of said output clocks may be programmed to be an integral divisor of a reference clock;

wherein said reference clock may be either identical to an output clock provided to said output module, or it may be an integer multiple of said clock.

27. The method of Claim 26, further comprising the step of:

15

20

enabling each output buffer to be run at one of a plurality of different clock rates, independently of said other output buffers with clock selection logic associated with each individual output buffer.

- 5 28. The method of Claim 24, wherein a channel is reserved for detection of synchronization information to ensure that data transferred between said output module and said demultiplexer is written to a proper output buffer.
 - 29. The method of Claim 28, wherein said address counter is inhibited from advancing past a first address until said reserved channel is written with a synchronization string.
 - 30. A synchronization apparatus for a demultiplexer, comprising:

an output module for initially creating a data stream to reset an address counter in said demultiplexer regardless of said demultiplexer's initial condition;

said output module writing a stream of multiplexed channel information with one word per channel, wherein a reserved channel is always written with a string that is used to initiate synchronization;

said output module interleaving data from all current output channels together, with one word per channel, wherein said output module always writes said string prior to issuing said data; and

an address counter that continues to hold at said reserved channel if at any time said reserved channel is written with any value other than said string,

10

15

wherein a count is permitted to advance to an active output channel and data are output only after said address counter is written with said string.

- 31. The synchronization apparatus of Claim 30, wherein data are repeatedly written to said reserved channel by said output module until said string appears in said data stream in the event that a loss of synchronization occurs.
 - 32. An apparatus for multiplexing a different number of channels onto each of a plurality of serial output streams, comprising:

a demultiplexer for enabling a number of channels that are bonded together to be set independently for each output channel;

said demultiplexer comprising:

means for configuring each output channel to run at an appropriate clock rate at system initialization;

means for selecting a same rate for sequential output channels; and
means for using a lowest numbered channel's output for actual data
output, while ignoring remaining outputs.

N-Way Demultiplexer

5

10

ABSTRACT

Cable systems vary dramatically in the number of channels that they have to support. The invention provides the ability to have anywhere from one up to 96 different channels of output, while freely intermixing the number of channels that are bonded together under this output. The invention allows one to select the number of channels to be bonded together onto the output arbitrarily. In the preferred embodiment of the invention, an output clock synchronizes an output CPU with an n-way demultiplexer to allow the demultiplexer to know which output is which. To do so, the invention provides a synchronization scheme in which a synchronization string is always written to channel zero before the output is allowed to be clocked. Once synchronization is established, each channel has its own word-length output buffer. Thus, each time the clock sends out a signal, a new word is put into the output buffer, unless it happens to be for channel zero which does not need a memory. An address counter controls the output buffer. When the address counter is counting it is pointing to one of the 95 by sixteen shift registers that are in the output buffers. For example, channel one is written with a first word, then channel two, then channel three, then channel four, and then channel five - up to channel 95. When the counter wraps around to zero, the synchronization string is expected. The address counter continues to point at


25


20


10


15

zero until the synchronization string is detected. Thus, the invention automatically re-synchronizes. While the data are written to the shift register, the output clock is performing a shift register function. Thus, the data are input in parallel and then shifted out in serial. On the first clock edge the zero bit is shifted out, on the next clock edge the one bit is shifted out - up through fifteen for each sixteen-bit shift register. By the time the shift register reaches fifteen and it is time to output the next bit, the system has already written the next word to that set output. Thus, there are 95 television channels in digital form that are output from the shift registers. In some cases it is desirable to have two or more channels on a single output. The invention uses the fact that there is storage for other channels next to a preceding channel. For example, consider an output 1 and an output 2, where data are stored into two shift registers. In the invention, the two shift registers are connected together, such that by the time the system finishes outputting the first word from output 1, it automatically starts outputting the word from output 2. This is accomplished by running a clock on output 1 and output 2 at twice the rate that the clock would normally run for just output 1. In this way, the system provides throughput for two channels while system synchronization is maintained within the system. Any number of channels may be bonded using this technique.












Fig. 5

DECLARATION FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address, and citizenship are as stated below next to my name;

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

N-WAY DEMULTIPLEXER

the specification of which (check one) X is atta	ached hereto, or was filed on
as Application Serial No.	and was amended on (if applicable).
I hereby state that I have reviewed and under including the claims, as amended by any amended	erstand the contents of the above-identified specification, dment referred to above.
I acknowledge the duty to disclose information accordance with Title 37, Code of Federal Regu	which is material to the examination of this application in ulations, Section 1.56(a).
application(s) for patent or inventor's certificate	Title 35, United Sates Code, Section 119 of any foreign te listed below and have also identified below any foreign naving a filing date before that of the application on which
Prior Foreign Application(s)	Priority Claimed
	Yes No
Number Country Day/Month/Year Filed	
Number Country Day/Month/Year Filed	
	entor, I hereby appoint the following attorney(s) and/or

agent(s) to prosecute this application and transact all business in the Patent and Trademark C connected therewith:

> MICHAEL A. GLENN, Reg. No. 30,176 DONALD M. HENDRICKS, Reg. No. 40,355 CHRISTOPHER PEIL, Reg. No. 45,005 EARLE JENNINGS, Reg. No. 44,804

JACK J'MAEV, Reg. No. 45,669

SEND CORRESPONDANCE TO:

MICHAEL A. GLENN 3475 Edison Way, Suite L, Menlo Park, CA 94025

I hereby claim the benefit under Title 35, United States code, Section 120 of any United States

disclosed in the prior United United States Code, Section	l States application in t n 112, I acknowledge t egulations, Section 1.56	ct matter of each of the claims of this application is not the manner provided by the first paragraph of Title 35, the duty to disclose material information as defined in G(a) which occurred between the filing date of the prior ag date of this application:
Application Ser. No.	Filing Date	Status: Patented, Pending, Abandoned
made on information and be the knowledge that willful fa	lief are believed to be to lse statements and the of Title 18 of the Unit	of my own knowledge are true and that all statements true; and further that these statements were made with a like so made are punishable by fine or imprisonment and States Code and that such willful false statements patent issued thereon.
Full name of sole or first inve	ntor: THEODO	ORE CALDERONE
Inventor's signature	<u></u>	
Residence 422 Portofin	o Drive, #3, San Carlos	Date , California 94070
Post Office Address <u>San</u>	ne	
CitizenshipUnited State	s of America	
Full name second inventor:_	MARK J. FOST	ER
Inventor's signature	Caffe	
Residence 4157 Interda	ale Way, Palo Alto, Calid	Date fornia 94306
Post Office Address Sam	ne	
Citizenship <u>United State</u>	s of America	